Age | Commit message (Expand) | Author |
---|---|---|
2024-05-20 | reset synchronizer | Flavian Kaufmann |
2024-05-13 | async reset | Flavian Kaufmann |
2024-05-13 | refactoring, runs now on fpga | Flavian Kaufmann |
2024-05-12 | refactoring | Flavian Kaufmann |
![]() |
index : riscv_cpu.git | |
Simple RISC-V CPU written in Verilog |
aboutsummaryrefslogtreecommitdiff |
Age | Commit message (Expand) | Author |
---|---|---|
2024-05-20 | reset synchronizer | Flavian Kaufmann |
2024-05-13 | async reset | Flavian Kaufmann |
2024-05-13 | refactoring, runs now on fpga | Flavian Kaufmann |
2024-05-12 | refactoring | Flavian Kaufmann |