aboutsummaryrefslogtreecommitdiff
path: root/src/pc_reg.v
diff options
context:
space:
mode:
authorFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-13 08:06:30 +0200
committerFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-13 08:06:30 +0200
commit05366e24d8b3cfca4b856b1b3740d535cbdf7dd7 (patch)
treec24a7ab1b5f17db28391af6ff8d9c9ccc20bc94e /src/pc_reg.v
parent48205bf3e8d421b6aa0474a4d120ae5faaaaa670 (diff)
downloadriscv_cpu-05366e24d8b3cfca4b856b1b3740d535cbdf7dd7.tar.gz
riscv_cpu-05366e24d8b3cfca4b856b1b3740d535cbdf7dd7.zip
async reset
Diffstat (limited to 'src/pc_reg.v')
-rw-r--r--src/pc_reg.v2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/pc_reg.v b/src/pc_reg.v
index 91bf85f..2bdb540 100644
--- a/src/pc_reg.v
+++ b/src/pc_reg.v
@@ -10,7 +10,7 @@ module pc_reg (
parameter PC_INITIAL = 32'h0001_0000;
-always @ (posedge clk) begin
+always @ (posedge clk or negedge rstn) begin
if (!rstn) pc <= PC_INITIAL;
else if (we) pc <= pc_in;
end