| Age | Commit message (Expand) | Author |
|---|---|---|
| 2024-05-08 | assemble simple rom | Flavian Kaufmann |
| 2024-05-07 | alu equal | Flavian Kaufmann |
| 2024-05-07 | cpu | Flavian Kaufmann |
| 2024-05-05 | genrom | Flavian Kaufmann |
| 2024-05-05 | added memory unit | Flavian Kaufmann |
| 2024-05-05 | register file testbench | Flavian Kaufmann |
| 2024-05-05 | added register file | Flavian Kaufmann |
| 2024-05-04 | renamed some signals | Flavian Kaufmann |
| 2024-05-04 | added support for multiple testbenches | Flavian Kaufmann |
| 2024-05-02 | cleaned test output | Flavian Kaufmann |
| 2024-05-01 | added make target for testvec generation | Flavian Kaufmann |
| 2024-05-01 | read alu_testvec.txt from tests/ | Flavian Kaufmann |
| 2024-05-01 | fixed alu bugs | Flavian Kaufmann |
| 2024-04-27 | simulation | Flavian Kaufmann |
 |
index : riscv_cpu.git | |
| Simple RISC-V CPU written in Verilog |
| aboutsummaryrefslogtreecommitdiff |