diff options
| author | Flavian Kaufmann <flavian@flaviankaufmann.ch> | 2024-05-13 07:46:45 +0200 |
|---|---|---|
| committer | Flavian Kaufmann <flavian@flaviankaufmann.ch> | 2024-05-13 07:46:45 +0200 |
| commit | 48205bf3e8d421b6aa0474a4d120ae5faaaaa670 (patch) | |
| tree | b8831bc5ad48d3375a5b05d6d532e2b3e0f2e490 /src/mem_addr_src_mux.v | |
| parent | deb7d0a6fc76d5250c238d479cf97d4755abef01 (diff) | |
| download | riscv_cpu-48205bf3e8d421b6aa0474a4d120ae5faaaaa670.tar.gz riscv_cpu-48205bf3e8d421b6aa0474a4d120ae5faaaaa670.zip | |
refactoring, runs now on fpga
Diffstat (limited to 'src/mem_addr_src_mux.v')
| -rw-r--r-- | src/mem_addr_src_mux.v | 5 |
1 files changed, 4 insertions, 1 deletions
diff --git a/src/mem_addr_src_mux.v b/src/mem_addr_src_mux.v index a415287..c5c64f0 100644 --- a/src/mem_addr_src_mux.v +++ b/src/mem_addr_src_mux.v @@ -1,6 +1,9 @@ module mem_addr_src_mux ( - input [31:0] src_pc, src_result, + input [31:0] src_pc, + input [31:0] src_result, + input mem_addr_src, + output reg [31:0] mem_addr ); |