src/mem_addr_src_mux.v


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

module mem_addr_src_mux (
  input [31:0] src_pc, 
  input [31:0] src_result,

  input mem_addr_src,
  
  output reg [31:0] mem_addr
);

always @(*) begin
  case (mem_addr_src)
    1'b0:    mem_addr <= src_pc;
    1'b1:    mem_addr <= src_result;
    default: mem_addr <= 32'b0;
  endcase
end

endmodule