diff options
| author | Flavian Kaufmann <flavian@flaviankaufmann.ch> | 2024-05-13 07:46:45 +0200 |
|---|---|---|
| committer | Flavian Kaufmann <flavian@flaviankaufmann.ch> | 2024-05-13 07:46:45 +0200 |
| commit | 48205bf3e8d421b6aa0474a4d120ae5faaaaa670 (patch) | |
| tree | b8831bc5ad48d3375a5b05d6d532e2b3e0f2e490 /src/instruction_reg.v | |
| parent | deb7d0a6fc76d5250c238d479cf97d4755abef01 (diff) | |
| download | riscv_cpu-48205bf3e8d421b6aa0474a4d120ae5faaaaa670.tar.gz riscv_cpu-48205bf3e8d421b6aa0474a4d120ae5faaaaa670.zip | |
refactoring, runs now on fpga
Diffstat (limited to 'src/instruction_reg.v')
| -rw-r--r-- | src/instruction_reg.v | 5 |
1 files changed, 4 insertions, 1 deletions
diff --git a/src/instruction_reg.v b/src/instruction_reg.v index f3f456e..3c81cf6 100644 --- a/src/instruction_reg.v +++ b/src/instruction_reg.v @@ -1,5 +1,8 @@ module instruction_reg ( - input clk, rstn, we, + input clk, + input rstn, + + input we, input [31:0] pc_in, instr_in, output reg [31:0] pc_buf, instr ); |