aboutsummaryrefslogtreecommitdiff
path: root/src/data_reg.v
diff options
context:
space:
mode:
authorFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-13 07:46:45 +0200
committerFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-13 07:46:45 +0200
commit48205bf3e8d421b6aa0474a4d120ae5faaaaa670 (patch)
treeb8831bc5ad48d3375a5b05d6d532e2b3e0f2e490 /src/data_reg.v
parentdeb7d0a6fc76d5250c238d479cf97d4755abef01 (diff)
downloadriscv_cpu-48205bf3e8d421b6aa0474a4d120ae5faaaaa670.tar.gz
riscv_cpu-48205bf3e8d421b6aa0474a4d120ae5faaaaa670.zip
refactoring, runs now on fpga
Diffstat (limited to 'src/data_reg.v')
-rw-r--r--src/data_reg.v1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/data_reg.v b/src/data_reg.v
index f7530e2..a32a9cf 100644
--- a/src/data_reg.v
+++ b/src/data_reg.v
@@ -1,6 +1,7 @@
module data_reg (
input clk,
input rstn,
+
input [31:0] data_in,
output reg [31:0] data_buf
);