aboutsummaryrefslogtreecommitdiff
path: root/src/cpu.v
diff options
context:
space:
mode:
authorFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-08 10:55:45 +0200
committerFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-08 10:55:45 +0200
commitaa005bc8b667668eb43c0ae62e00aefd1c3c1af5 (patch)
treea491b20a750cf0dac413aa10deb2ead3b6266fc3 /src/cpu.v
parent80fee7a2db703f029989c40e823c2ccdeb078fca (diff)
downloadriscv_cpu-aa005bc8b667668eb43c0ae62e00aefd1c3c1af5.tar.gz
riscv_cpu-aa005bc8b667668eb43c0ae62e00aefd1c3c1af5.zip
assemble simple rom
Diffstat (limited to 'src/cpu.v')
-rw-r--r--src/cpu.v1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu.v b/src/cpu.v
index c6f9f9e..b839477 100644
--- a/src/cpu.v
+++ b/src/cpu.v
@@ -7,6 +7,7 @@ module cpu (
// Control Unit
wire mem_addr_src;
+wire mem_we;
wire pc_we;
wire instr_we;
wire rf_we;