aboutsummaryrefslogtreecommitdiff
path: root/src/alu_b_src_mux.v
diff options
context:
space:
mode:
authorFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-13 07:46:45 +0200
committerFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-13 07:46:45 +0200
commit48205bf3e8d421b6aa0474a4d120ae5faaaaa670 (patch)
treeb8831bc5ad48d3375a5b05d6d532e2b3e0f2e490 /src/alu_b_src_mux.v
parentdeb7d0a6fc76d5250c238d479cf97d4755abef01 (diff)
downloadriscv_cpu-48205bf3e8d421b6aa0474a4d120ae5faaaaa670.tar.gz
riscv_cpu-48205bf3e8d421b6aa0474a4d120ae5faaaaa670.zip
refactoring, runs now on fpga
Diffstat (limited to 'src/alu_b_src_mux.v')
-rw-r--r--src/alu_b_src_mux.v5
1 files changed, 4 insertions, 1 deletions
diff --git a/src/alu_b_src_mux.v b/src/alu_b_src_mux.v
index e7df223..99dffab 100644
--- a/src/alu_b_src_mux.v
+++ b/src/alu_b_src_mux.v
@@ -1,6 +1,9 @@
module alu_b_src_mux (
- input [31:0] src_rd2_buf, src_imm,
+ input [31:0] src_rd2_buf,
+ input [31:0] src_imm,
+
input [1:0] alu_b_src,
+
output reg [31:0] alu_b
);