diff options
| author | Flavian Kaufmann <flavian@flaviankaufmann.ch> | 2024-05-21 07:46:21 +0200 |
|---|---|---|
| committer | Flavian Kaufmann <flavian@flaviankaufmann.ch> | 2024-05-21 07:46:21 +0200 |
| commit | 4a52f5f4699a445c034300c5d292b6e919b924b0 (patch) | |
| tree | d905f1fdb50fb26f91a569f9575f9fc9ab344919 | |
| parent | 0823d543685d2b1a49f99fff71852f8f74ed01c3 (diff) | |
| download | riscv_cpu-4a52f5f4699a445c034300c5d292b6e919b924b0.tar.gz riscv_cpu-4a52f5f4699a445c034300c5d292b6e919b924b0.zip | |
mixed up riscv tables in README
| -rw-r--r-- | README.md | 4 |
1 files changed, 2 insertions, 2 deletions
@@ -90,8 +90,8 @@ Here we can see the waveforms of various internal signal of the CPU, executing t ### RV32I ISA - + ### Registers - + |