blob: 1f2c96b3627c818d5af0e4470baf13f50b24b536 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
|
module shift_unit #(
parameter N = 32
)(
input signed [N-1:0] A,
input [N-1:0] SHAMT,
input [1:0] OP, // 00: SLL, 01: SRL, 11: SRA
output reg [N-1:0] RESULT
);
always @ (*) begin
case (OP)
2'b00: RESULT <= A << SHAMT % N;
2'b01: RESULT <= A >> SHAMT % N;
2'b11: RESULT <= A >>> SHAMT % N;
endcase
end
endmodule
|
