blob: 81bce3482d1e7720d9b77bf132b8768fe7345857 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
module register_file #(
parameter N = 32,
parameter XLEN = 32
)(
input clk, rst, we,
input [log2(N)-1:0] addr_rs0, addr_rs1, addr_rd2,
input [N-1:0] data_rd2,
output [N-1:0] data_rs0, data_rs1
);
`include "include/log2.vh"
reg [N-1:0] registers[XLEN-1:1];
assign data_rs0 = (addr_rs0 == 0) ? 0 : registers[addr_rs0];
assign data_rs1 = (addr_rs1 == 0) ? 0 : registers[addr_rs1];
integer i;
always @(posedge clk) begin
if (rst) begin
for (i = 1; i < XLEN; i = i + 1)
registers[i] <= 0;
end else if (we && (addr_rd2 != 0)) begin
registers[addr_rd2] <= data_rd2;
end
end
endmodule
|
