rtl/src/data_reg.v


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

// data reg:
// Stores output of memory unit for one more cycle.

module data_reg (
  input             clk,
  input             rstn,

  input      [31:0] data_in,
  output reg [31:0] data_buf
);

always @ (posedge clk or negedge rstn) begin
  if (!rstn) data_buf <= 32'b0;
  else       data_buf <= data_in;
end

endmodule