index
:
riscv_cpu.git
master
Simple RISC-V CPU written in Verilog
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
prog
/
main.bin
blob: ba70022750cb560983abc7c8d5c5e3d9f63669db (
plain
)
ofs
hex dump
ascii
0000
93 02 50 00 13 03 30 00 b3 83 62 00 6f 00 00 00
..P...0...b.o...