| Age | Commit message (Expand) | Author |
|---|---|---|
| 2024-05-21 | restructured project | Flavian Kaufmann |
| 2024-05-20 | reset synchronizer | Flavian Kaufmann |
| 2024-05-20 | io | Flavian Kaufmann |
| 2024-05-20 | nextpnr himbaechel | Flavian Kaufmann |
| 2024-05-13 | refactoring, runs now on fpga | Flavian Kaufmann |
| 2024-05-12 | refactoring | Flavian Kaufmann |
| 2024-05-08 | assemble simple rom | Flavian Kaufmann |
| 2024-04-27 | added clock divider | Flavian Kaufmann |
| 2024-04-27 | simulation | Flavian Kaufmann |
| 2024-04-27 | initial commit | Flavian Kaufmann |
 |
index : riscv_cpu.git | |
| Simple RISC-V CPU written in Verilog |
| aboutsummaryrefslogtreecommitdiff |