Age | Commit message (Expand) | Author |
---|---|---|
2024-05-08 | fixed bug where register addresses were used instead of data | Flavian Kaufmann |
2024-05-08 | assemble simple rom | Flavian Kaufmann |
2024-05-08 | alu op decode | Flavian Kaufmann |
![]() |
index : riscv_cpu.git | |
Simple RISC-V CPU written in Verilog |
aboutsummaryrefslogtreecommitdiff |
Age | Commit message (Expand) | Author |
---|---|---|
2024-05-08 | fixed bug where register addresses were used instead of data | Flavian Kaufmann |
2024-05-08 | assemble simple rom | Flavian Kaufmann |
2024-05-08 | alu op decode | Flavian Kaufmann |