aboutsummaryrefslogtreecommitdiff
path: root/src/shift_unit.v
diff options
context:
space:
mode:
authorFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-13 07:46:45 +0200
committerFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-13 07:46:45 +0200
commit48205bf3e8d421b6aa0474a4d120ae5faaaaa670 (patch)
treeb8831bc5ad48d3375a5b05d6d532e2b3e0f2e490 /src/shift_unit.v
parentdeb7d0a6fc76d5250c238d479cf97d4755abef01 (diff)
downloadriscv_cpu-48205bf3e8d421b6aa0474a4d120ae5faaaaa670.tar.gz
riscv_cpu-48205bf3e8d421b6aa0474a4d120ae5faaaaa670.zip
refactoring, runs now on fpga
Diffstat (limited to 'src/shift_unit.v')
-rw-r--r--src/shift_unit.v2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/shift_unit.v b/src/shift_unit.v
index df4b01d..ae1d665 100644
--- a/src/shift_unit.v
+++ b/src/shift_unit.v
@@ -1,7 +1,9 @@
module shift_unit (
input signed [31:0] a,
input [4:0] b,
+
input [1:0] op,
+
output reg [31:0] result
);