diff options
| author | Flavian Kaufmann <flavian@flaviankaufmann.ch> | 2024-05-14 10:38:47 +0200 |
|---|---|---|
| committer | Flavian Kaufmann <flavian@flaviankaufmann.ch> | 2024-05-14 10:38:47 +0200 |
| commit | d107f7e40f02a7374b8685ba310500a6c38d43b1 (patch) | |
| tree | 55615eaface31b2473be3dae90fe822c5373f492 /src/logic_unit.v | |
| parent | 48b36fddef862c3cd5efbdd3ed3e86b179ac117b (diff) | |
| download | riscv_cpu-d107f7e40f02a7374b8685ba310500a6c38d43b1.tar.gz riscv_cpu-d107f7e40f02a7374b8685ba310500a6c38d43b1.zip | |
bug fixes
Diffstat (limited to 'src/logic_unit.v')
| -rw-r--r-- | src/logic_unit.v | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/src/logic_unit.v b/src/logic_unit.v index ca858d0..8d8b31d 100644 --- a/src/logic_unit.v +++ b/src/logic_unit.v @@ -11,10 +11,10 @@ module logic_unit ( always @ (*) begin case (op) - LOGIC_OP_AND: result <= a & b; // AND - LOGIC_OP_OR: result <= a | b; // OR - LOGIC_OP_XOR: result <= a ^ b; // XOR - default: result <= 32'b0; + LOGIC_OP_AND: result = a & b; // AND + LOGIC_OP_OR: result = a | b; // OR + LOGIC_OP_XOR: result = a ^ b; // XOR + default: result = 32'b0; endcase end |