diff options
| author | Flavian Kaufmann <flavian@flaviankaufmann.ch> | 2024-05-01 12:40:49 +0200 |
|---|---|---|
| committer | Flavian Kaufmann <flavian@flaviankaufmann.ch> | 2024-05-01 12:40:49 +0200 |
| commit | 766273a6a50d57777e455d07a015300255becb6d (patch) | |
| tree | e283ed5c50a9c8af7d0624c0bc7440b0ccda0af9 /src/logic_unit.v | |
| parent | 1ee5fc13995ee1383b0b75a19003b08fe33cfa54 (diff) | |
| download | riscv_cpu-766273a6a50d57777e455d07a015300255becb6d.tar.gz riscv_cpu-766273a6a50d57777e455d07a015300255becb6d.zip | |
alu
Diffstat (limited to 'src/logic_unit.v')
| -rw-r--r-- | src/logic_unit.v | 17 |
1 files changed, 17 insertions, 0 deletions
diff --git a/src/logic_unit.v b/src/logic_unit.v new file mode 100644 index 0000000..5ada9c9 --- /dev/null +++ b/src/logic_unit.v @@ -0,0 +1,17 @@ +module logic_unit #( + parameter N = 32 +)( + input [N-1:0] A, B, + input [1:0] OP, // 00: AND, 01: OR, 10: XOR + output reg [N-1:0] RESULT +); + + always @ (*) begin + case (OP) + 2'b00: RESULT <= A & B; + 2'b01: RESULT <= A | B; + 2'b10: RESULT <= A ^ B; + endcase + end + +endmodule |