aboutsummaryrefslogtreecommitdiff
path: root/src/data_reg.v
diff options
context:
space:
mode:
authorFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-21 13:50:28 +0200
committerFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-21 13:50:28 +0200
commitcb0be9e2039569ee7d18657e8f675d1f8369b407 (patch)
tree91fa71b3960d1ad5217759371143efbdd833d475 /src/data_reg.v
parent98d0dd96611dc2c0e444eaf9410f8adf2924c6b5 (diff)
downloadriscv_cpu-cb0be9e2039569ee7d18657e8f675d1f8369b407.tar.gz
riscv_cpu-cb0be9e2039569ee7d18657e8f675d1f8369b407.zip
restructured project
Diffstat (limited to 'src/data_reg.v')
-rw-r--r--src/data_reg.v14
1 files changed, 0 insertions, 14 deletions
diff --git a/src/data_reg.v b/src/data_reg.v
deleted file mode 100644
index 473d50a..0000000
--- a/src/data_reg.v
+++ /dev/null
@@ -1,14 +0,0 @@
-module data_reg (
- input clk,
- input rstn,
-
- input [31:0] data_in,
- output reg [31:0] data_buf
-);
-
-always @ (posedge clk or negedge rstn) begin
- if (!rstn) data_buf <= 32'b0;
- else data_buf <= data_in;
-end
-
-endmodule