diff options
| author | Flavian Kaufmann <flavian@flaviankaufmann.ch> | 2024-05-13 07:46:45 +0200 |
|---|---|---|
| committer | Flavian Kaufmann <flavian@flaviankaufmann.ch> | 2024-05-13 07:46:45 +0200 |
| commit | 48205bf3e8d421b6aa0474a4d120ae5faaaaa670 (patch) | |
| tree | b8831bc5ad48d3375a5b05d6d532e2b3e0f2e490 /src/alu_a_src_mux.v | |
| parent | deb7d0a6fc76d5250c238d479cf97d4755abef01 (diff) | |
| download | riscv_cpu-48205bf3e8d421b6aa0474a4d120ae5faaaaa670.tar.gz riscv_cpu-48205bf3e8d421b6aa0474a4d120ae5faaaaa670.zip | |
refactoring, runs now on fpga
Diffstat (limited to 'src/alu_a_src_mux.v')
| -rw-r--r-- | src/alu_a_src_mux.v | 6 |
1 files changed, 5 insertions, 1 deletions
diff --git a/src/alu_a_src_mux.v b/src/alu_a_src_mux.v index 0518e0a..b51dd5b 100644 --- a/src/alu_a_src_mux.v +++ b/src/alu_a_src_mux.v @@ -1,6 +1,10 @@ module alu_a_src_mux ( - input [31:0] src_pc, src_pc_buf, src_rd1_buf, + input [31:0] src_pc, + input [31:0] src_pc_buf, + input [31:0] src_rd1_buf, + input [1:0] alu_a_src, + output reg [31:0] alu_a ); |