aboutsummaryrefslogtreecommitdiff
path: root/sim/gentestvec/src/cpu.c
diff options
context:
space:
mode:
authorFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-21 13:50:28 +0200
committerFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-21 13:50:28 +0200
commitcb0be9e2039569ee7d18657e8f675d1f8369b407 (patch)
tree91fa71b3960d1ad5217759371143efbdd833d475 /sim/gentestvec/src/cpu.c
parent98d0dd96611dc2c0e444eaf9410f8adf2924c6b5 (diff)
downloadriscv_cpu-cb0be9e2039569ee7d18657e8f675d1f8369b407.tar.gz
riscv_cpu-cb0be9e2039569ee7d18657e8f675d1f8369b407.zip
restructured project
Diffstat (limited to 'sim/gentestvec/src/cpu.c')
-rw-r--r--sim/gentestvec/src/cpu.c6
1 files changed, 6 insertions, 0 deletions
diff --git a/sim/gentestvec/src/cpu.c b/sim/gentestvec/src/cpu.c
new file mode 100644
index 0000000..8500dd9
--- /dev/null
+++ b/sim/gentestvec/src/cpu.c
@@ -0,0 +1,6 @@
+#include <stdbool.h>
+#include <stdio.h>
+#include <stdlib.h>
+#include <time.h>
+
+int main(int argc, const char *argv[]) { return 0; }