blob: 1a2282bc0362d3a472814271c847ce90f7d364c1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
module arithmetic_unit (
input [31:0] a,
input [31:0] b,
input [1:0] op,
output reg [31:0] result
);
`include "include/consts.vh"
wire signed [31:0] a_signed, b_signed;
assign a_signed = a;
assign b_signed = b;
always @ (*) begin
case (op)
ARITHMETIC_OP_ADD: result = a + b; // ADD
ARITHMETIC_OP_SUB: result = a - b; // SUB
ARITHMETIC_OP_SLT: result = { {31{1'b0}}, a_signed < b_signed }; // SLT
ARITHMETIC_OP_SLTU: result = { {31{1'b0}}, a < b }; // SLTU
default: result = 32'b0;
endcase
end
endmodule
|
