blob: 615d31224d1f4180eae75d4b05a84d5d7cccaf33 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
module alu_b_src_mux (
input [31:0] src_rd2_buf,
input [31:0] src_imm,
input [1:0] alu_b_src,
output reg [31:0] alu_b
);
`include "include/consts.vh"
always @(*) begin
case (alu_b_src)
ALU_B_SRC_RD2_BUF: alu_b <= src_rd2_buf;
ALU_B_SRC_IMM: alu_b <= src_imm;
ALU_B_SRC_4: alu_b <= 32'h4;
default: alu_b <= 32'b0;
endcase
end
endmodule
|