main.c « src « prog - riscv_cpu.git - Simple RISC-V CPU written in Verilog

about summary refs log tree commit diff

path: root/prog/src/main.c

blob: 8bcdfe22fa33e3ce32d4acf70ea77efd92365dc2 (plain)


extern void test_prog(void);

int main(void) {
  test_prog();
  while (1) {
  }
}