index
:
riscv_cpu.git
master
Simple RISC-V CPU written in Verilog
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
prog
/
src
/
main.c
blob: 1ce067cb3ae8239c442f07580b7bfd3b1933fcdf (
plain
)
1
2
3
4
5
6
int
main
(
void
) {
while
(
1
) {
}
}