aboutsummaryrefslogtreecommitdiff
path: root/src/cpu.v
diff options
context:
space:
mode:
authorFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-07 21:27:21 +0200
committerFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-07 21:27:21 +0200
commit9a357b3ad679751bc7a9ce85adbc303130211226 (patch)
tree9898c449a53ff3caa0ae4620a1078c3a8268cbd0 /src/cpu.v
parentda9b25591e8b4d1c05a2ac84bb40b5cb5e3a86c5 (diff)
downloadriscv_cpu-9a357b3ad679751bc7a9ce85adbc303130211226.tar.gz
riscv_cpu-9a357b3ad679751bc7a9ce85adbc303130211226.zip
alu equal
Diffstat (limited to 'src/cpu.v')
-rw-r--r--src/cpu.v5
1 files changed, 4 insertions, 1 deletions
diff --git a/src/cpu.v b/src/cpu.v
index 6e72c6b..c6f9f9e 100644
--- a/src/cpu.v
+++ b/src/cpu.v
@@ -11,6 +11,7 @@ wire pc_we;
wire instr_we;
wire rf_we;
wire alu_zero;
+wire alu_equal;
wire [3:0] alu_op;
wire [1:0] alu_a_src;
wire [1:0] alu_b_src;
@@ -23,6 +24,7 @@ control_unit cu (
.funct3(funct3),
.funct7(funct7),
.alu_zero(alu_zero),
+ .alu_equal(alu_equal),
.pc_we(pc_we),
.mem_addr_src(mem_addr_src),
.mem_we(mem_we),
@@ -153,7 +155,8 @@ alu alu (
.b(b),
.op(alu_op),
.result(alu_result),
- .zero(alu_zero)
+ .zero(alu_zero),
+ .equal(alu_equal)
);
reg [31:0] result_buf;