aboutsummaryrefslogtreecommitdiff
path: root/sim
diff options
context:
space:
mode:
authorFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-09 10:13:14 +0200
committerFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-09 10:13:14 +0200
commit678aef68af85c04015d8c385f6d6c60ffada7fad (patch)
treea36f8af2af4a5485a186084f9ee30fcbdb0c6586 /sim
parent89c0244b8bcd98e8dd273888a0cadc43357f79fc (diff)
downloadriscv_cpu-678aef68af85c04015d8c385f6d6c60ffada7fad.tar.gz
riscv_cpu-678aef68af85c04015d8c385f6d6c60ffada7fad.zip
fixed sw bug, where we wasn't set correctly
Diffstat (limited to 'sim')
0 files changed, 0 insertions, 0 deletions