aboutsummaryrefslogtreecommitdiff
path: root/rtl/src/reset_synchronizer.v
diff options
context:
space:
mode:
authorFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-21 15:57:42 +0200
committerFlavian Kaufmann <flavian@flaviankaufmann.ch>2024-05-21 15:57:42 +0200
commitee94c97e4f8208d0c7404887cda16d00f67c6f1f (patch)
treec31a0cc782e66d6bf68d82f684c1e5e167dab968 /rtl/src/reset_synchronizer.v
parent99a50ce584cd29bcef7ed31cb9d933d0ae2e61ee (diff)
downloadriscv_cpu-ee94c97e4f8208d0c7404887cda16d00f67c6f1f.tar.gz
riscv_cpu-ee94c97e4f8208d0c7404887cda16d00f67c6f1f.zip
comments
Diffstat (limited to 'rtl/src/reset_synchronizer.v')
-rw-r--r--rtl/src/reset_synchronizer.v5
1 files changed, 5 insertions, 0 deletions
diff --git a/rtl/src/reset_synchronizer.v b/rtl/src/reset_synchronizer.v
index dc7a80a..3d68bf7 100644
--- a/rtl/src/reset_synchronizer.v
+++ b/rtl/src/reset_synchronizer.v
@@ -1,3 +1,8 @@
+// reset synchronizer:
+// Is used too ensure that the deassertion of the reset signal
+// is synchronized with the clock. If the reset signal is deasserted
+// asynchronously with respect to the clock, it can cause metastability issues.
+
module reset_synchronizer (
input clk,
input rstn_async,